





# MYD-J7A100T Development Board Overview




- ✓ MYC-J7A100T SOM as Controller Board
- ✓ AMD/Xilinx XC7A100T Artix-7 FPGA (XC7A100T-2FGG484I)
- ✓ 512MB DDR3, 32MB QSPI FLASH, 32KB EEPROM
- ✓ 2x Gigabit Ethernet, 2x SFP+, 1x PCIe, 1x USB-to-Uart, 1x Micro SD Card Slot, 1x JTAG
- ✓ HDMI Input and Output, DVP Camera Interface
- ✓ Optional RPI Module (RS232/RS485) and Camera Module
- ✓ Support Working Temperature Ranging from -40 to 85 Celsius
- ✓ Supports Development by Xilinx's Vivado Design Suite



The MYD-J7A100T Development Board comprises the MYC-J7A100T System-On-Module (SOM) and a specially designed base board, which provides a fully equipped platform for evaluating and developing solutions based on AMD/Xilinx Artix-7 FPGAs. The MYD-J7A100T incorporates the XC7A100T-2FGG484I device from the Artix-7 series and extends a rich set of peripherals and interfaces on the base board through connectors and headers. These include two Gigabit Ethernet ports, two SFP+ interfaces, a PCIe 2.0 interface, HDMI input and output interfaces, a DVP camera interface, a Micro SD slot, a USB-UART interface, a FAN interface, and a 2.5mm pitch 2x 20-pin IO expansion interface.



*MYD-J7A100T Development Board Top-view*



*MYD-J7A100T Development Board Bottom-view*



The MYD-J7A100T board is capable of operating within industrial-grade temperatures, ranging from -40 to +85 Celsius, ensuring reliable performance in various environmental conditions. MYIR provides a range of Vivado sample codes for testing purposes, enabling users to quickly get started with developing their solutions.

The MYD-J7A100T Development Board comes with a Quick Start Guide, one USB Type-A to Type-C cable, and one 12V/2A power adapter. Additionally, MYIR offers optional accessories such as the MY-CAM011B Camera Module and the MY-WIREDCOM RPI Module (RS232/RS485), which can be integrated with the board to enhance its functionality and expand its application possibilities.

**Hardware Specification**

The AMD/Xilinx Artix®-7 family of FPGAs has redefined cost-sensitive solutions by cutting power consumption in half from the previous generation while providing best-in-class transceivers and signal processing capabilities for high bandwidth applications. Built on the 28nm HPL process, these devices deliver best in class performance-per-watt. Together with the MicroBlaze(TM) soft processor, Artix-7 FPGAs are ideal for products like portable medical equipment, military radios, and compact wireless infrastructure. Artix-7 FPGAs meet the needs of size, weight, power, and cost (SWaP-C) sensitive markets like avionics and communications.

The MYC-J7A100T uses the XC7A100T-2FGG484I device, offering an extensive range of features including up to 101,440 logic cells, 4,860 Kb of Block RAM, 240 DSP slices, 929 GMAC/s, 8 GTP transceivers capable of reaching speeds up to 6.6Gb/s, x4 Gen2 PCIe interface, and a total of 285 I/O pins, all contained within the FGG484 package.

AMD Artix™ 7 FPGAs – Resources & Packaging			Transceiver Optimization at the Lowest Cost and Highest DSP Bandwidth (1.0V, 0.95V, 0.9V)							Important: Verify all data in this document with the device data sheets.	
	Device Name	XC7A12T	XC7A15T	XC7A25T	XC7A35T	XC7A50T	XC7A75T	XC7A100T	XC7A200T		
Logic Resources	Logic Cells	12,800	16,640	23,360	33,280	52,160	75,520	101,440	215,360		
	Slices	2,000	2,600	3,650	5,200	8,150	11,800	15,850	33,650		
	CLB Flip-Flops	16,000	20,800	29,200	41,600	65,200	94,400	126,800	269,200		
Memory Resources	Maximum Distributed RAM (Kb)	171	200	313	400	600	892	1,188	2,888		
	Block RAM/FIFO w/ ECC (36 Kb each)	20	25	45	50	75	105	135	365		
	Total Block RAM (Kb)	720	900	1,620	1,800	2,700	3,780	4,860	13,140		
Clock Resources	CMTs (1 MMCM + 1 PLL)	3	5	3	5	5	6	6	10		
	Maximum Single-Ended I/O	150	250	150	250	250	300	300	500		
I/O Resources	Maximum Differential I/O Pairs	72	120	72	120	120	144	144	240		
	DSP Slices	40	45	80	90	120	180	240	740		
Embedded Hard IP Resources	PCIe® Gen2 <sup>(1)</sup>	1	1	1	1	1	1	1	1		
	Analog Mixed Signal (AMS) / XADC	1	1	1	1	1	1	1	1		
	Configuration AES / HMAC Blocks	1	1	1	1	1	1	1	1		
	GTP Transceivers (6.6 Gb/s Max Rate) <sup>(2)</sup>	2	4	4	4	4	8	8	16		
Speed Grades	Commercial Temp (C)	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2	-1, -2		
	Extended Temp (E)	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3	-2L, -3		
	Industrial Temp (I)	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	-1, -2, -1L	
Footprint Compatible	Package <sup>(3)</sup>	Dimensions (mm)	Ball Pitch (mm)	Available User I/O: 3.3V SelectIO™ HR I/O (GTP Transceivers)							
	CPG236	10 x 10	0.5								
	CPG238	10 x 10	0.5	112 (2)	106 (2)	112 (2)	106 (2)				
	CSG324	15 x 15	0.8		210 (0)		210 (0)	210 (0)	210 (0)		
	CSG325	15 x 15	0.8	150 (2)	150 (4)	150 (4)	150 (4)				
	FTG256	17 x 17	1.0		170 (0)		170 (0)	170 (0)	170 (0)		
	SBG484	19 x 19	0.8								285 (4)
	FBG484 <sup>(5)</sup>	23 x 23	1.0		250 (4)		250 (4)	285 (4)	285 (4)		
	FBG676 <sup>(6)</sup>	27 x 27	1.0					300 (8)	300 (8)		
	FFG1156	35 x 35	1.0								500 (16)

1. Supports PCI Express Base 2.1 specification at Gen1 and Gen2 data rates.
2. Represents the maximum number of transceivers available. Note that the majority of devices are available without transceivers. See the Package section of this table for details.
3. Leaded package option available for all packages. See DS180, 7 Series FPGAs Overview for package details.
4. Device migration is available within the Artix 7 family for like packages but is not supported between other 7 series families.
5. Devices in FGG484 and FBG484 are footprint compatible.
6. Devices in FGG676 and FBG676 are footprint compatible.

**AMD Artix-7 FPGAs - Resources & Packaging**




The MYD-J7A100T Development Board uses the MYC-J7A100T as its controller board, leveraging the advantages of the Xilinx Artix-7 FPGAs. The key features are characterized as below:


**Mechanical Parameters**

- Dimensions: 167.64mm x 130.65mm (base board), 69.6mm x 40mm (SOM)
- PCB Layers: 6-layer design (base board), 12-layer design (SOM)
- Power supply: +12V/2A Power supply (base board), +5V/3A (SOM)
- Working temperature: -40~85 Celsius (industrial grade)

**The MYC-J7A100T System-On-Module**



MYC-J7A100T Top-view



MYC-J7A100T Bottom-view

**FPGA**

- AMD/Xilinx XC7A100T Artix-7 FPGA (XC7A100T-2FGG484I)

**Memory and Storage**

- 512MB DDR3
- 32MB QSPI FLASH
- 32KB EEPROM


**Signals Routed to Expansion Interface**

- 0.5mm pitch 260-pin MXM Gold-finger-edge-card expansion interface

Item	Number of IOs	Description
Bank13	35	There are 178 IOs in total, which are defined according to different requirements. Signal lines with the same function are located on the same bank.
Bank14	45	
Bank15	48	
Bank16	50	
MGTP	20	High-Speed Serial Interfaces
JTAG	4	JTAG Debug




**The MYD-J7A100T Development Board Base Board**




- 1x Power jack
- 3x Buttons
- 1x Dip switch (for Boot selection and Power On/OFF)
- 1x Micro SD card slot
- 1x JTAG interface
- 2x SFP+ interfaces
- 1x PCIe 2.0 interface
- 2x 10/100/1000Mbps Ethernet
- 1x USB-to-UART interface (Type-C)
- HDMI input and output
- 1x DVP digital camera interface (Supports MYIR's **MY-CAM011B Camera Module**)
- 1 x 2.54mm pitch 40-pin male expansion header  
(Supports MYIR's MY-WIREDCOM RPI Module to extend RS232/RS485)



MYC-J7A100T Function Block Diagram



MYD-J7A100T Development Board Function Block Diagram



MYD-J7A100T Dimensions Chart (Unit: MM)



**Software Features**

MYIR provides a range of Vivado sample codes for testing purposes, enabling users to quickly get started with developing their solutions based on MYIR’s MYD-J7A100T development board. The provided project files are listed in below table:

Vivado Project File	Description	Source Code
led_test	User LED Test	YES
key_test	Development Board Keys Test	YES
uart_test	UART Test	YES
hdmi_out_test	HDMI Output Interface Test	YES
ddr_test	DDR3 Test	YES
sd_hdmi_out	SD Card Read/Write Function Test	YES
hdmi_in_ddr_hdmi_out	HDMI Input Interface Test	YES
ov2659_ddr_hdmi_out	Camera Output Display Test	YES
sfp_test	SFP Loopback Test	YES
pcie_test	PCIe Read/Write Function Test	YES
udp_cmos_rgmii	Ethernet UDP Function Test	YES

*MYD-J7A100T Software Features*


**Order Information**

Product Item	Part No.	Packing List
MYD-J7A100T Development Board	MYD-J7A100T-32Q512D-I	<ul style="list-style-type: none"> <li>✓ One MYD-J7A100T Development Board</li> <li>✓ (including MYC-J7A100T SOM)</li> <li>✓ One USB Type A to Type C cable</li> <li>✓ One 12V/2A Power adapter</li> <li>✓ One Quick Start Guide</li> </ul>
MYC-J7A100T System-On-Module	MYC-J7A100T-32Q512D-I	<b>Add-on Options</b> <ul style="list-style-type: none"> <li>✓ MY-WIREDCOM RPI Module</li> <li>✓ MY-CAM011B Camera Module</li> </ul>
MY-WIREDCOM RPI Module (RS232/RS485)	MY-WIREDCOM	
MY-CAM011B Camera Module	MY-CAM011B	
<p><i>Note:</i></p> <ol style="list-style-type: none"> <li>1. The MYD-J7A100T Development Board comprises one MYC-J7A100T SOM mounted onto the base board. If you require additional SOMs, you may place orders for extras.</li> <li>2. Bulk discounts are available. For inquiries, kindly contact MYIR.</li> <li>3. We cater to custom design requests based on the MYD-J7A100T, whether it involves reducing, adding, or modifying the existing hardware components to suit the customer's specific needs.</li> </ol>		


**MYIR Electronics Limited**

Headquarter Address: Room 04, 6th Floor, Building No.2, Fada Road, Yunli Smart Park, Bantian, Longgang District, Shenzhen, Guangdong, China 518129

Factory Address: Room 201, Block C, Shengjianli Industrial Park, Dafu Industrial Zone, Guanlan, Longhua District, Shenzhen, 518110, China

Website: [en.myir.cn](http://en.myir.cn)

Email: [sales@myir.cn](mailto:sales@myir.cn)

Tel: +86-755-22984836